index
:
yosys
master
Debian dgit repo for package yosys
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
manual
/
CHAPTER_CellLib.tex
Commit message (
Expand
)
Author
Age
*
Added $equiv cell type
Clifford Wolf
2015-01-19
*
Added more documentation fixmes for nontrivial register cells
Clifford Wolf
2014-12-08
*
Added $lcu cell type
Clifford Wolf
2014-09-08
*
Removed $bu0 cell type
Clifford Wolf
2014-09-04
*
Added $alu cell type
Clifford Wolf
2014-08-30
*
Added additional gate types: $_NAND_ $_NOR_ $_XNOR_ $_AOI3_ $_OAI3_ $_AOI4_ $...
Clifford Wolf
2014-08-16
*
Renamed $_INV_ cell type to $_NOT_
Clifford Wolf
2014-08-15
*
Removed old doc references to $safe_pmux
Clifford Wolf
2014-08-15
*
Changed the $mem/$memwr WR_EN input to a per-data-bit enable signal
Clifford Wolf
2014-07-16
*
Added $slice and $concat cell types
Clifford Wolf
2014-02-07
*
Added TRANSPARENT parameter to $memrd (and RD_TRANSPARENT to $mem)
Clifford Wolf
2014-02-03
*
Added $assert cell
Clifford Wolf
2014-01-19
*
Added correct handling of $memwr priority
Clifford Wolf
2014-01-03
*
Added new cell types to manual
Clifford Wolf
2013-12-28
*
Moved common techlib files to techlibs/common
Clifford Wolf
2013-09-15
*
Added Yosys Manual
Clifford Wolf
2013-07-20