index
:
yosys
master
Debian dgit repo for package yosys
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
passes
/
fsm
/
fsm_detect.cc
Commit message (
Expand
)
Author
Age
*
Added log_warning() API
Clifford Wolf
2014-11-09
*
namespace Yosys
Clifford Wolf
2014-09-27
*
RIP $safe_pmux
Clifford Wolf
2014-08-14
*
More cleanups related to RTLIL::IdString usage
Clifford Wolf
2014-08-02
*
Renamed port access function on RTLIL::Cell, added param access functions
Clifford Wolf
2014-07-31
*
Refactoring: Renamed RTLIL::Design::modules to modules_
Clifford Wolf
2014-07-27
*
Refactoring: Renamed RTLIL::Module::cells to cells_
Clifford Wolf
2014-07-27
*
Refactoring: Renamed RTLIL::Module::wires to wires_
Clifford Wolf
2014-07-27
*
Added RTLIL::Cell::has(portname)
Clifford Wolf
2014-07-26
*
Changed users of cell->connections_ to the new API (sed command)
Clifford Wolf
2014-07-26
*
Renamed RTLIL::{Module,Cell}::connections to connections_
Clifford Wolf
2014-07-26
*
SigSpec refactoring: using the accessor functions everywhere
Clifford Wolf
2014-07-22
*
SigSpec refactoring: renamed chunks and width to __chunks and __width
Clifford Wolf
2014-07-22
*
Fixes in fsm detect/extract for better detection of non-fsm circuits
Clifford Wolf
2013-12-06
*
Added detection for endless recursion in fsm_detect pass
Clifford Wolf
2013-10-30
*
fixed typos
Johann Glaser
2013-03-18
*
Added help messages for fsm_* passes
Clifford Wolf
2013-03-01
*
initial import
Clifford Wolf
2013-01-05