yosys - Debian dgit repo for package yosys

	Commit message (Collapse)	Author	Age
*	Added "maccmap" command	Clifford Wolf	2014-09-07
\|
*	Added "test_cell -nosat"	Clifford Wolf	2014-09-07
\|
*	Various bug fixes (related to $macc model testing)	Clifford Wolf	2014-09-06
\|
*	Added $macc SAT model	Clifford Wolf	2014-09-06
\|
*	Added $macc cell type	Clifford Wolf	2014-09-06
\|
*	Merge branch 'master' of github.com:cliffordwolf/yosys	Clifford Wolf	2014-09-06
\|\
\| *	Corrected spelling mistakes found by lintian	Ruben Undheim	2014-09-06
\| \|
* \|	Added "test_cell -script"	Clifford Wolf	2014-09-06
\|/
*	Fixed "opt_const -fine" for $pos cells	Clifford Wolf	2014-09-04
\|
*	Removed $bu0 cell type	Clifford Wolf	2014-09-04
\|
*	Fixed "test_cells -vlog"	Clifford Wolf	2014-09-03
\|
*	Improvements in "test_cell -vlog"	Clifford Wolf	2014-09-02
\|
*	Added test_cell -vlog	Clifford Wolf	2014-09-02
\|
*	Added SAT testing to test_cell eval stage	Clifford Wolf	2014-09-02
\|
*	Removed references to yosys-svgviewer from docs	Clifford Wolf	2014-09-02
\|
*	Using "xdot" instead of "yosys-svgviewer" in show command	Clifford Wolf	2014-09-02
\|
*	Added $alu support to test_cell	Clifford Wolf	2014-09-01
\|
*	Added "test_cell -simlib -v"	Clifford Wolf	2014-09-01
\|
*	Added "techmap -autoproc"	Clifford Wolf	2014-09-01
\|
*	Fixes in old SAT example.ys	Clifford Wolf	2014-09-01
\|
*	Moved "share" and "wreduce" to passes/opt/	Clifford Wolf	2014-09-01
\|
*	Using std::vector<RTLIL::State> instead of RTLIL::Const for ↵	Clifford Wolf	2014-09-01
\| \| \| \|	RTLIL::SigChunk::data
*	Added eval testing to test_cell	Clifford Wolf	2014-08-31
\|
*	Added $lut support in test_cell, techmap, satgen	Clifford Wolf	2014-08-31
\|
*	Added design->scratchpad	Clifford Wolf	2014-08-30
\|
*	Improved write address decoder generation memory_map	Clifford Wolf	2014-08-30
\|
*	Using worker class in memory_map	Clifford Wolf	2014-08-30
\|
*	Don't change existing binary FSM encoding if it is already optimal	Clifford Wolf	2014-08-30
\|
*	Using $pmux info in fsm_extract to optimize transition ctrl_in patterns	Clifford Wolf	2014-08-30
\|
*	Improved handling of $pmux cells in fsm_extract	Clifford Wolf	2014-08-30
\|
*	Fixed inserting of Q-inverters in dfflibmap	Clifford Wolf	2014-08-27
\|
*	Implemented "rename -enumerate -pattern"	Clifford Wolf	2014-08-26
\|
*	Optimize shift ops with constant rhs in opt_const	Clifford Wolf	2014-08-24
\|
*	Added some additional log messages to opt_const	Clifford Wolf	2014-08-24
\|
*	azonenberg: Make dump_vcd save model when temporal induction fails due to ↵	Clifford Wolf	2014-08-24
\| \| \| \|	step limit
*	Only call proc_share_dirname() in techmap when necessary	Clifford Wolf	2014-08-23
\|
*	Changed frontend-api from FILE to std::istream	Clifford Wolf	2014-08-23
\|
*	Changed backend-api from FILE to std::ostream	Clifford Wolf	2014-08-23
\|
*	Added "stat -width"	Clifford Wolf	2014-08-22
\|
*	Added emscripten (emcc) support to build system and some build fixes	Clifford Wolf	2014-08-22
\|
*	Added "plugin" command	Clifford Wolf	2014-08-22
\|
*	Renamed toposort.h to utils.h	Clifford Wolf	2014-08-17
\|
*	Added module->uniquify()	Clifford Wolf	2014-08-16
\|
*	Added "test_cell -s <seed>"	Clifford Wolf	2014-08-16
\|
*	Added additional gate types: $_NAND_ $_NOR_ $_XNOR_ $_AOI3_ $_OAI3_ $_AOI4_ ↵	Clifford Wolf	2014-08-16
\| \| \| \|	$_OAI4_
*	Added "opt -fast"	Clifford Wolf	2014-08-16
\|
*	Bugfix in iopadmap	Clifford Wolf	2014-08-15
\|
*	Renamed $lut ports to follow A-Y naming scheme	Clifford Wolf	2014-08-15
\|
*	Renamed $_INV_ cell type to $_NOT_	Clifford Wolf	2014-08-15
\|
*	More idstring sort_by_* helpers and fixed tpl ordering in techmap	Clifford Wolf	2014-08-15
\|