index
:
yosys
master
Debian dgit repo for package yosys
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
techlibs
/
xilinx
Commit message (
Collapse
)
Author
Age
*
Various cleanups in xilinx techlib
Clifford Wolf
2015-01-18
|
*
Refactoring of memory_bram and xilinx brams
Clifford Wolf
2015-01-18
|
*
Added synth_xilinx -retime -flatten
Clifford Wolf
2015-01-17
|
*
Added MUXCY and XORCY support to synth_xilinx
Clifford Wolf
2015-01-17
|
*
Added dff2dffe to synth_xilinx
Clifford Wolf
2015-01-16
|
*
Added more FF types to xilinx/cells.v
Clifford Wolf
2015-01-16
|
*
Fixed xilinx bram clock inverted config
Clifford Wolf
2015-01-16
|
*
Added FF cells to xilinx/cells_sim.v
Clifford Wolf
2015-01-16
|
*
Added Xilinx MUXF7 and MUXF8 support
Clifford Wolf
2015-01-15
|
*
Various cleanups in synth_xilinx command
Clifford Wolf
2015-01-13
|
*
Added add_share_file Makefile macro
Clifford Wolf
2015-01-08
|
*
added minimalistic xilinx sim models
Clifford Wolf
2015-01-08
|
*
More Xilinx bram cleanups
Clifford Wolf
2015-01-07
|
*
Cleanups in xilinx bram descriptions
Clifford Wolf
2015-01-07
|
*
Xilinx RAMB36/RAMB18 memory_bram support complete
Clifford Wolf
2015-01-06
|
*
Towards Xilinx bram support
Clifford Wolf
2015-01-06
|
*
small fix in xilinx/brams.v
Clifford Wolf
2015-01-06
|
*
Towards Xilinx bram support
Clifford Wolf
2015-01-06
|
*
Various small improvements to synth_xilinx
Clifford Wolf
2015-01-06
|
*
Towards Xilinx bram support
Clifford Wolf
2015-01-06
|
*
Towards Xilinx bram support
Clifford Wolf
2015-01-06
|
*
Towards Xilinx bram support
Clifford Wolf
2015-01-05
|
*
Towards Xilinx bram support
Clifford Wolf
2015-01-04
|
*
Progress in memory_bram
Clifford Wolf
2014-12-31
|
*
Added memory_bram (not functional yet)
Clifford Wolf
2014-12-31
|
*
namespace Yosys
Clifford Wolf
2014-09-27
|
*
Renamed $lut ports to follow A-Y naming scheme
Clifford Wolf
2014-08-15
|
*
Added "make PRETTY=1"
Clifford Wolf
2014-07-24
|
*
Added "techmap -share_map" option
Clifford Wolf
2013-11-24
|
*
Fixed xilinx/example_sim_counter test bench
Clifford Wolf
2013-11-24
|
*
Added more generic _TECHMAP_ wire mechanism to techmap pass
Clifford Wolf
2013-11-23
|
*
[EXAMPLES] Ported the mojo counter example to Zynq ZED board.
James Walmsley
2013-10-27
|
|
|
|
Will be adding a tutorial on this to verilog.james.walms.co.uk in a few days.
*
Cleanups in xilinx examples
Clifford Wolf
2013-10-27
|
*
Added synth_xilinx command
Clifford Wolf
2013-10-27
|
*
Moved simple xilinx counter sim example to subdir
Clifford Wolf
2013-10-27
|
*
Xilinx mojo_counter example is now working
Clifford Wolf
2013-10-27
|
*
Renamed techlibs/xilinx7 to techlibs/xilinx
Clifford Wolf
2013-10-26