path: root/backends
Commit message (Expand)AuthorAge
* Added EDIF backend support for multi-bit cell portsClifford Wolf2015-02-01
* Shorter "dump" optionsClifford Wolf2015-01-31
* Added ENABLE_NDEBUG makefile optionsClifford Wolf2015-01-24
* Added dict/pool.sort()Clifford Wolf2015-01-24
* Cosmetic changes in verilog output formatClifford Wolf2015-01-02
* Fixed memory->start_offset handlingClifford Wolf2015-01-01
* Replaced std::unordered_map as implementation for Yosys::dictClifford Wolf2014-12-26
* Added Yosys::{dict,nodict,vector} container typesClifford Wolf2014-12-26
* Various fixes and improvements in "write_smt2 -bv"Clifford Wolf2014-12-25
* Various fixes and improvements in write_smt2Clifford Wolf2014-12-25
* Added support for most BV cell types to write_smt2Clifford Wolf2014-12-25
* Added "write_smt2 -bv" and other write_smt2 improvementsClifford Wolf2014-12-25
* Added write_smt2 (only gate level logic supported so far)Clifford Wolf2014-12-24
* Renamed extend() to extend_xx(), changed most users to extend_u0()Clifford Wolf2014-12-24
* Added $dffe support to write_verilogClifford Wolf2014-12-20
* Fixed another bug in write_blif handling of $lut cellsClifford Wolf2014-12-19
* Fixed writing of $lut cells in BLIF backendClifford Wolf2014-12-17
* Added "write_blif -undef" and support for special "-" true/false/undef typeClifford Wolf2014-12-14
* Added "write_blif -blackbox"Clifford Wolf2014-12-14
* Added "blif -unbuf" featureClifford Wolf2014-12-14
* Added log_warning() APIClifford Wolf2014-11-09
* Fixed generation of temp names in verilog backendClifford Wolf2014-11-07
* Renamed SIZE() to GetSize() because of name collision on Win32Clifford Wolf2014-10-10
* namespace YosysClifford Wolf2014-09-27
* Merge branch 'master' of into btorAhmed Irfan2014-09-22
| * Sorting of object names in ilang backendClifford Wolf2014-09-19
| * Various bug fixes (related to $macc model testing)Clifford Wolf2014-09-06
| * Corrected spelling mistakes found by lintianRuben Undheim2014-09-06
| * Removed $bu0 cell typeClifford Wolf2014-09-04
| * Using $pos models for $bu0Clifford Wolf2014-09-03
| * Using std::vector<RTLIL::State> instead of RTLIL::Const for RTLIL::SigChunk::...Clifford Wolf2014-09-01
| * Changed frontend-api from FILE to std::istreamClifford Wolf2014-08-23
| * Changed backend-api from FILE to std::ostreamClifford Wolf2014-08-23
| * Fixed AOI/OAI expr handling in verilog backendClifford Wolf2014-08-16
| * Added additional gate types: $_NAND_ $_NOR_ $_XNOR_ $_AOI3_ $_OAI3_ $_AOI4_ $...Clifford Wolf2014-08-16
| * Renamed $lut ports to follow A-Y naming schemeClifford Wolf2014-08-15
| * Renamed $_INV_ cell type to $_NOT_Clifford Wolf2014-08-15
| * Refactoring of CellType classClifford Wolf2014-08-14
| * Be more conservative with printing decimal numbers in verilog backendClifford Wolf2014-08-02
| * Improved verilog output for ordinary $mux cellsClifford Wolf2014-08-02
| * No implicit conversion from IdString to anything elseClifford Wolf2014-08-02
| * More cleanups related to RTLIL::IdString usageClifford Wolf2014-08-02
| * Renamed port access function on RTLIL::Cell, added param access functionsClifford Wolf2014-07-31
| * Moved some stuff to kernel/yosys.{h,cc}, using Yosys:: namespaceClifford Wolf2014-07-31
| * Renamed "write_autotest" to "test_autotb" and moved to passes/tests/Clifford Wolf2014-07-29
| * Added $shift and $shiftx cell types (needed for correct part select behavior)Clifford Wolf2014-07-29
| * Added support for "upto" wires to Verilog front- and back-endClifford Wolf2014-07-28
| * Added wire->upto flag for signals such as "wire [0:7] x;"Clifford Wolf2014-07-28
| * Using log_assert() instead of assert()Clifford Wolf2014-07-28
| * Refactoring: Renamed RTLIL::Design::modules to modules_Clifford Wolf2014-07-27