yosys - Debian dgit repo for package yosys

	Commit message (Collapse)	Author	Age
*	Fixed pattern matching in "hierarchy -generate"	Clifford Wolf	2015-01-04
\|
*	Added Yosys::{dict,nodict,vector} container types	Clifford Wolf	2014-12-26
\|
*	Fixed off-by-one bug in "hierarchy -check" for positional module args	Clifford Wolf	2014-12-24
\|
*	Checking existence of ports in "hierarchy -check"	Clifford Wolf	2014-12-19
\|
*	Fixed bug in "hierarchy -top" with array of instances	Clifford Wolf	2014-11-27
\|
*	Added log_warning() API	Clifford Wolf	2014-11-09
\|
*	Various win32 / vs build fixes	Clifford Wolf	2014-10-17
\|
*	Header changes so it will compile on VS	William Speirs	2014-10-17
\|
*	Do not the 'z' modifier in format string (another win32 fix)	Clifford Wolf	2014-10-11
\|
*	Moved patmatch() to yosys.cc	Clifford Wolf	2014-10-10
\|
*	Replaced fnmatch() with patmatch()	Clifford Wolf	2014-10-10
\|
*	set "keep" on modules with $assert cells in "hierarchy"	Clifford Wolf	2014-09-30
\|
*	namespace Yosys	Clifford Wolf	2014-09-27
\|
*	Corrected spelling mistakes found by lintian	Ruben Undheim	2014-09-06
\|
*	Added module->ports	Clifford Wolf	2014-08-14
\|
*	More bugfixes related to new RTLIL::IdString	Clifford Wolf	2014-08-02
\|
*	More cleanups related to RTLIL::IdString usage	Clifford Wolf	2014-08-02
\|
*	Renamed port access function on RTLIL::Cell, added param access functions	Clifford Wolf	2014-07-31
\|
*	Added module->design and cell->module, wire->module pointers	Clifford Wolf	2014-07-31
\|
*	Allow "hierarchy -generate" for $__ cells	Clifford Wolf	2014-07-29
\|
*	Using log_assert() instead of assert()	Clifford Wolf	2014-07-28
\|
*	Refactoring: Renamed RTLIL::Design::modules to modules_	Clifford Wolf	2014-07-27
\|
*	Refactoring: Renamed RTLIL::Module::cells to cells_	Clifford Wolf	2014-07-27
\|
*	Refactoring: Renamed RTLIL::Module::wires to wires_	Clifford Wolf	2014-07-27
\|
*	Changed a lot of code to the new RTLIL::Wire constructors	Clifford Wolf	2014-07-26
\|
*	Manual fixes for new cell connections API	Clifford Wolf	2014-07-26
\|
*	Changed users of cell->connections_ to the new API (sed command)	Clifford Wolf	2014-07-26
\| \| \| \| \| \| \| \| \|	git grep -l 'connections_' \| xargs sed -i -r -e ' s/(->\|\.)connections_\["([^"])"\] = (.);/\1set("\2", \3);/g; s/(->\|\.)connections_\["([^"])"\]/\1get("\2")/g; s/(->\|\.)connections_.at$"([^"])"$/\1get("\2")/g; s/(->\|\.)connections_.push_back/\1connect/g; s/(->\|\.)connections_/\1connections()/g;'
*	Renamed RTLIL::{Module,Cell}::connections to connections_	Clifford Wolf	2014-07-26
\|
*	Added copy-constructor-like module->addCell(name, other) method	Clifford Wolf	2014-07-26
\|
*	Use only module->addCell() and module->remove() to create and delete cells	Clifford Wolf	2014-07-25
\|
*	Fixed all users of SigSpec::chunks_rw() and removed it	Clifford Wolf	2014-07-23
\|
*	SigSpec refactoring: change RTLIL::SigSpec::chunks() to be read-only, ↵	Clifford Wolf	2014-07-22
\| \| \| \|	created interim RTLIL::SigSpec::chunks_rw()
*	SigSpec refactoring: using the accessor functions everywhere	Clifford Wolf	2014-07-22
\|
*	SigSpec refactoring: renamed chunks and width to __chunks and __width	Clifford Wolf	2014-07-22
\|
*	Added call_on_selection() and call_on_module() API	Clifford Wolf	2014-07-20
\|
*	fixed cell array handling of positional arguments	Clifford Wolf	2014-06-07
\|
*	Add support for cell arrays	Clifford Wolf	2014-06-07
\|
*	Implemented read_verilog -defer	Clifford Wolf	2014-02-13
\|
*	Moved some passes to other source directories	Clifford Wolf	2014-02-08
\|
*	Added hierarchy -purge_lib option	Clifford Wolf	2014-02-04
\|
*	Include unistd.h in passes/hierarchy/hierarchy.cc (required for access(3))	Martin Schmölzer	2014-01-14
\| \| \| \| \| \|	This fixes compilation errors on Arch Linux. Signed-off-by: Martin Schmölzer <martin.schmoelzer@student.tuwien.ac.at>
*	Added hierarchy -libdir option	Clifford Wolf	2014-01-14
\|
*	Replaced signed_parameters API with CONST_FLAG_SIGNED	Clifford Wolf	2013-12-04
\|
*	Remove auto_wire framework (smarter than the verilog standard)	Clifford Wolf	2013-11-24
\|
*	Implemented correct handling of signed module parameters	Clifford Wolf	2013-11-24
\|
*	Added "top" attribute to mark top module in hierarchy	Clifford Wolf	2013-11-24
\|
*	Renamed "placeholder" to "blackbox"	Clifford Wolf	2013-11-22
\|
*	Added resolution of positional arguments to hierarchy pass	Clifford Wolf	2013-11-03
\|
*	Fixed handling of boolean attributes (passes)	Clifford Wolf	2013-10-24
\|
*	Improved log messages generated by hierarchy pass	Clifford Wolf	2013-05-26
\|